index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

FDSOI Differential power analysis DPA Filtering Elliptic curve cryptography Randomness RSA GSM Variance-based Power Attack VPA Logic gates Coq TRNG Random access memory Sécurité Temperature sensors Side-Channel Attacks MRAM Circuit faults Fault injection Energy consumption Side-channel analysis Side-channel attacks SCA Switches Authentication Reverse engineering Aging Resistance Internet of Things Robustness Writing Reverse-engineering Side-Channel Analysis SCA Steadiness Computational modeling Process variation Countermeasures Hardware DRAM Security and privacy Asynchronous PUF Training Power-constant logic Confusion coefficient Mutual Information Analysis MIA Security Linearity Masking Differential Power Analysis DPA Protocols Formal proof Convolution Power demand Receivers Neural networks 3G mobile communication Side-Channel Analysis Estimation STT-MRAM Tunneling magnetoresistance Cryptography Dual-rail with Precharge Logic DPL Hardware security ASIC Image processing OCaml Fault injection attack Information leakage Dynamic range SCA CPA Side-channel attacks Simulation Machine learning Transistors Reliability Costs Lightweight cryptography Field programmable gate arrays Signal processing algorithms Side-channel attack Defect modeling Electromagnetic Security services Routing Voltage AES Intrusion detection Masking countermeasure CRT Magnetic tunneling Magnetic tunnel junction Loop PUF Field Programmable Gates Array FPGA Formal methods Sensors FPGA Countermeasure Application-specific VLSI designs SoC Spin transfer torque

 

Documents avec texte intégral

213

Références bibliographiques

428

Open access

39 %

Collaborations